EXHIBIT F

U.S. Patent No. 6,583,012 TSMC Products (TSMC 16nm and Smaller FinFET)

Case 1:19-cv-00308-MN Dogumant No. 5, 89, 02/12/19 Page 3 of 17 PageID #: 106

	sequential steps of:
1. A method of manufacturing a semiconductor device including at least two metal-based, in-laid gate electrodes of different composition, comprising the sequential steps of:	 Integrated circuits manufactured using TSMC's 16 nm and smaller technology nodes (the "TSMC Product") are manufactured using a method of manufacturing a semiconductor device including at least two metal-based, in-laid gate electrodes of different composition. For example, the MediaTek MT6763T integrated circuit (the "MediaTek Chip") is an exemplary TSMC Product. The MediaTek Chip has substantially similar structure, function, operation, and implementation with respect to the HiSilicon Hi3660 integrated circuit. For example, both the MediaTek Chip and the HiSilicon chip are fabricated using TSMC's 16nm FinFET process.
	Mediatek Helio P23 MT6763T
	The Mediatek Helio P23 MT6763T is a mainstream ARM SoC for smartphones (mainly Android based) that was introduced in 2017. It is manufactured in a 16 nm FinFET+ process and is equipped with 8 ARM Cortex-A53 CPU cores. The cores are divided in two clusters, a performance cluster clocked at up to 2.3 GHz (2.5 GHz for a single core only) and a power efficiency cluster clocked at up to 1.65 GHz. The chip also includes an LTE modem (Cat. 7 DL / Cat. 13 UL with Dual-SIM support) and a 802.11a/b/g/n WiFi modem. The integrated ARM Mali-G71 MP2 GPU is clocked at up to 770 MHz and has two cluster (from 32). The integrated memory controller supports DDR4x (Dual-Channel?) at 1500 MHz and LPDDR3 (Single Channel only) at 933 MHz. The video engine supports H.264 de- and encoding but only decoding (playback) of H.265/HEVC. See e.g., https://www.notebookcheck.net/Mediatek-Helio-P23-MT6763T-SoC-Benchmarks-and- Specs.273148.0.html.

Case 1:19-cv-00308-MN Dogunanting. Filed, 02/12/19 Page 4 of 17 PageID #: 107

This report presents a Transistor Characterization of the HiSilicon Hi3660GFC (HI3660 V200 die), also known as the Kirin 960. The HiSilicon Hi3660GFC is a TSMC- fabricated 16 nm FFC node high-k metal gate (HKMG) FinFET device. The die was built on 300 mm wafers using TSMC's 16 nm FinFET compact process (16FFC), featuring lower cost, tighter process, and thus, model corners. This report contains a transistor characterization analysis of the logic transistors found on the die. The transfer characteristics were measured and selected characteristics were extracted from the data.
 See e.g., Tech Insights Website, https://www.techinsights.com/reports-and-subscriptions/open-market-reports/Report-Profile/?ReportKey=TCR-1610-803. The TSMC Products share substantially similar structure, function, operation, and implementation with respect to the claims at issue. For example, the 12nm technology node is a die shrink of the 16nm technology node. All of the 16nm, 10nm and 7nm technology nodes use silicon channel, have a threshold voltage of 5 volts, use W-Cu/Ta/TaN for interconnects, use eSiGe strain, and so on.
TSMC has just landed several chip orders for its 12- nanometer half-node process, a smaller version of its existing 16nm FinFET technology that will allow it to compete against Samsung and GlobalFoundries at a lower cost than its existing lineup.
<i>See e.g.</i> , TSMC lands chip orders for 12nm process, <u>https://www.fudzilla.com/news/43640-tsmc-lands-chip-orders-for-12nm-process</u> .

Case 1:19-cv-00308-MN Dogunant 1 No. 5, 89, 02212/13/19 Page 5 of 17 PageID #: 108

sequential	steps	of:"
------------	-------	------

16/12nm Technol	ogy 🖪 🗛
Technology	In November 2013, TSMC became the first foundry to begin 16nm Fin Field Effect Transistor
Future R&D Plans	(FINFET) risk production. In addition, TSMC became the first foundry that produced the industry's first 16nm FinFET fully functional networking processor for its customer.
Logic Technology	Following the success of its 16pm FinEET propose, TSMC introduced the 16pm FinEET Plus
5nm Technology	(16EE+) process 16EE+ quickly entered volume production in July 2015 thanks to its fast
7nm Technology	vield ramp and performance improvements
10nm Technology	yea ranp and performance improvements.
16/12nm Technology	TSMC also introduced a more cost-effective 16nm FinFET Compact Technology
20nm Technology	(16FFC), which entered production in the second guarter of 2016. This process maximizes
28nm Technology	die cost scaling by simultaneously incorporating optical shrink and process simplification.
40nm Technology	Furthermore, 12nm FinFET Compact Technology (12FFC) drives gate density to the
65nm Technology	maximum, for which entered production in the second quarter of 2017.
90nm Technology	
0.13-micron Technology	TSMC's 16/12nm provides the best performance among the industry's 16/14nm offerings.
0.18-micron Technology	Compared to TSMC's 20nm SoC process, 16/12nm is 50 % faster and consumes 60% less
3-micron Technology	power at the same speed. It provides superior performance and power consumption
Specialty Technology	advantage for next generation high-end mobile computing, network communication, consumer and automotive electronic applications.
See e.g., TSMC, 16/12nm	n Technology,
https://www.tsmc.com/er	nglish/dedicatedFoundry/technology/16nm.htm.

Case 1:19-cv-00308-MN Dogunanting. Filed, 02/12/19/19 Page 6 of 17 PageID #: 109

F	Foundry roa	idmap e	example	- TSMC
		16nm	10nm	7nm
·	Year	2015	2016	2017
-	Transistor	FinFET	FinFET	FinFET
	Channel (NMOS/PMOS)	Si/Si	Si/Si	Si/Si
-	Threshold voltages	5	5	5
	Metal layers	11	12	13
	Contact and Via – Interconnect	W – Cu/Ta/TaN	W – Cu/Ta/TaN	Co – Cu/Co/TaN
	Strain	eSiGe	eSiGe	eSiGe
	CPP (nm)	90	64	54
1	MMP (nm)	64	42	38
See e.g., Technology a https://www.icknowle des%20-%20Revised. The TSMC Product co and NMOS transistors PMOS and NMOS tra	and Cost Trends at Ad edge.com/news/Techn .pdf. omprises a semicondu s. For example, the M	dvanced Nodes ology%20and ictor device that ediaTek MT67	s, IC Knowledg %20Cost%20T at includes met 763T includes 1	ge, pg. 6, 'rends%20at%' al based gate e metal based ga

Case 1:19-cv-00308-MN Dogument 1 No. 5, 189, 02212/139 Page 7 of 17 PageID #: 110



Case 1:19-cv-00308-MN Dogument 1N6. 5, 89, 02212/139 Page 8 of 17 PageID #: 111



1 1
16nm process
The 16nm process technology is based on the BEOL (back end of line)
metal interconnection technology used for the 20nm process but uses
FinFETs in place of planar transistors. The FinFETs are combined with a
high-k gate dielectric film/metal gate using the gate-last (replacement gate)
method that is similar to the method used for the 28nm process technology.
For the 16nm process technology, TSMC employed seven-layer Cu-low-k
interconnection. The half pitch of the first metal interconnection is 32nm.
The fin pitch is 48nm. The company uses 30, 34, and 50nm gate lengths.
Double-patterning and pitch-splitting techniques are used for the patterning
of the first metal interconnection and the formation of fins, respectively.
See e.g., https://tech.nikkeibp.co.jp/dm/english/NEWS_EN/20131213/322503/?ST=msbe.

"(a) providing a semiconductor substrate;"



Case 1:19-cv-00308-MN Docyment 1 60. Files 02/1.3/19m Page 11 of 17 PageID #: 114

"(b) forming at least first and second spaced-apart active device precursor regions on or within said semiconductor substrate;"

(b) forming at least first and second spacedapart active device precursor regions on or within said semiconductor substrate; The TSMC Product is manufactured using the step of forming at least first and second spaced-apart active device precursor regions on or within said semiconductor substrate.

For example, NMOS and PMOS transistor precursor regions are formed on/within the silicon substrate and spaced apart.



Case 1:19-cv-00308-MN Docyment 1 60. Files 02/1.3/19m Page 12 of 17 PageID #: 115

"(c) forming a first metal-based, in-laid gate electrode in electrical contact with said first active device precursor region, said first metal-based, in-laid gate electrode comprised of a first metal; and"

(c) forming a first metal-based, in-laid gate electrode in electrical contact with said first active device precursor region, said first metal-based, in-laid gate electrode comprised of a first metal; and The TSMC Product is manufactured using the step of forming a first metal-based, in-laid gate electrode in electrical contact with said first active device precursor region, said first metal-based, in-laid gate electrode comprised of a first metal.

For example, the first metal-based, in-laid gate electrode is in electrical contact with the first active device precursor region. Energy-dispersive X-ray Spectroscopy (EDS) samples along the gate layers of the PMOS transistor show the presence of distinct elements as reflected by the below diagram. In particular, the PMOS metal gate is in electrical contact with the PMOS transistor precursor region and has a gate electrode comprising titanium.



Case 1:19-cv-00308-MN Docsment 1-60. Files 04/1.3/19 Rage 13 of 17 PageID #: 116

"(c) forming a first metal-based, in-laid gate electrode in electrical contact with said first active device precursor region, said first metal-based, in-laid gate electrode comprised of a first metal; and"



Case 1:19-cv-00308-MN Document 1 to. Files 04/13/19 Rage 14 of 17 PageID #: 117

"(c) forming a first metal-based, in-laid gate electrode in electrical contact with said first active device precursor region, said first metal-based, in-laid gate electrode comprised of a first metal; and"

16nm process
The 16nm process technology is based on the BEOL (back end of line)
metal interconnection technology used for the 20nm process but uses
FinFETs in place of planar transistors. The FinFETs are combined with a
high-k gate dielectric film/metal gate using the gate-last (replacement gate)
method that is similar to the method used for the 28nm process technology.
For the 16nm process technology, TSMC employed seven-layer Cu-low-k interconnection. The half pitch of the first metal interconnection is 32nm. The fin pitch is 48nm. The company uses 30, 34, and 50nm gate lengths. Double-patterning and pitch-splitting techniques are used for the patterning of the first metal interconnection and the formation of fins, respectively. <i>See e.g.</i> , <u>https://tech.nikkeibp.co.jp/dm/english/NEWS_EN/20131213/322503/?ST=msbe</u> .

Case 1:19-cv-00308-MN Document 1-60. File 83,02/13/19 m Page 15 of 17 PageID #: 118

"(d) forming a second metal-based, in-laid gate electrode in electrical contact with said second active device precursor region, said second metal-based, inlaid gate electrode comprised of an alloy of said first metal with a second metal or semi-metal or of an electrically conductive silicide of said first metal."

(d) forming a second metal-based, in-laid gate electrode in electrical contact with said second active device precursor region, said second metal-based, in-laid gate electrode comprised of an alloy of said first metal with a second metal or semi-metal or of an electrically conductive silicide of said first metal. The TSMC Product is manufactured using the step of forming a second metal-based, in-laid gate electrode in electrical contact with said second active device precursor region, said second metal-based, in-laid gate electrode comprised of an alloy of said first metal with a second metal or semi-metal or of an electrically conductive silicide of said first metal.

The second metal-based gate electrode is in electrical contact with the second active device precursor region. EDS samples along the gate layers of the NMOS transistor show the presence of distinct elements as reflected by the below diagram. In particular, the NMOS metal gate is in electrical contact with the NMOS transistor precursor region, and has a gate electrode comprising an Aluminum (Al) based alloy of the Titanium (Ti).



Case 1:19-cv-00308-MN Document 1-60. Files 3,02/13(19) Page 16 of 17 PageID #: 119

"(d) forming a second metal-based, in-laid gate electrode in electrical contact with said second active device precursor region, said second metal-based, inlaid gate electrode comprised of an alloy of said first metal with a second metal or semi-metal or of an electrically conductive silicide of said first metal."



Case 1:19-cv-00308-MN Document 1-60. File 3,02/13/19 Page 17 of 17 PageID #: 120

"(d) forming a second metal-based, in-laid gate electrode in electrical contact with said second active device precursor region, said second metal-based, inlaid gate electrode comprised of an alloy of said first metal with a second metal or semi-metal or of an electrically conductive silicide of said first metal."

16nm process
The 16nm process technology is based on the BEOL (back end of line)
metal interconnection technology used for the 20nm process but uses
FinFETs in place of planar transistors. The FinFETs are combined with a
high-k gate dielectric film/metal gate using the gate-last (replacement gate)
method that is similar to the method used for the 28nm process technology.
For the 16nm process technology, TSMC employed seven-layer Cu-low-k interconnection. The half pitch of the first metal interconnection is 32nm. The fin pitch is 48nm. The company uses 30, 34, and 50nm gate lengths. Double-patterning and pitch-splitting techniques are used for the patterning of the first metal interconnection and the formation of finst respectively.
See e.g., https://tech.nikkeibp.co.jp/dm/english/NEWS_EN/20131213/322503/?ST=msbe.